Մեր Շրջանավարտները

PERSONAL DATA        Birth date: 14. December 1980

 

 

OBJECTIVE                   Analog/ Mixed Signal IC Layout Designer

SUMMARY

• Over 9 years of IC layout experience.
• Worked with SOI CMOS technologies for 65nm, 45nm, 40nm, 32nm 28nm, 20nm, 16nm (FinFet), 14nm (FinFet), 10nm (FinFet), 7nm (FinFet), tech nodes of various foundries.
• Analog/ Mixed Signal layouit techniques including efficient Floor planning, Signal and Clock Routing, IR drop analysis, signal integrity, ESD, Latchup, Antenna, Electromigration checks.
• In depth knowledge of Semiconductor Physics.
• In depth understanding of CMOS IC Fabrication process.
• LVS/DRC verification and debugging skills.
• Proven skills dealing with new Density and DFM requirements of deep submicron process.

IT SKILLS

• Layout tools ()Synopsys Custom Designer LE/SE, Cadence Virtuoso LE/SE, Synopsys Cosmos SE/LE)
• Physical Verification and extraction tools (IC-Validator, Hercules, Calibre, StaRC extract)
• Programming languages (C/C++/C#)
• Operating systems and design (Windows, LINUX/UNIX, MS Office)

 

EMPLOYMENT

          HISTORY           06/2015 -TODAY

                                     SYNOPSYS ARMENIA –Yerevan (ARMENIA)

                                     Position: Senior Engineer II

                                     Projects completed: PHYs and PADs for 28nm, 20nm, 16nm, 14nm, 10nm, 7nm processes of         

                                     various foundries.                                                  

06/2012 – 06/2015

SYNOPSYS ARMENIA –Yerevan (ARMENIA)

Position: Senior Engineer

Projects completed: PHYs and PADs for 45nm, 40nm, 32nm, 28nm, 20nm, 16nm (FinFet) process of various foundries,

 

08/2008 -60/2012

SYNOPSYS ARMENIA- Yerevan (ARMENIA)

Position: Design Engineer II

Projects completed: PHYs and PADs for65nm, 45nm, 40nm, 32nm, 28nm, 20nm, 16nm (FinFet) process of various foundries.

 

09/2006 – 09/2009

YEREVAN STATE UNIVERSITY (YSU) – YEREVAN (ARMENIA)

Position: Senior Assistant; Theoretical Physics Laboratory, Physics Department

 

09/2004 – 09/2006

NANOAMORPH TECHNOLOGY- YEREVAN (ARMENIA)

Position: Senior Assistant

Projects completed: PhD: The electro-physics and sensorial properties of nanosized amorphous molybdenum and tungsten dioxides Mo02 and W02.

 

09/2003 -09/2004

INSTITUTE OF LASER TECHNOLOGY - PYRCAL – YEREVAN (ARMENIA)

Position: Research Assistant

 

09/2002 -09/2002

INSTITUTE FOR APPLIED PROBLEMS OF PHYSICS- PYRCAL – YEREVAN (ARMENIA)

Position: Research Assistant

Projects completed: MSc

 

09/2001 -09/2002

 INSTITUTE OF LASER TECHNOLOGY –YEREVAN (ARMENIA)

Position: Research Assistant

Projects completed: MSc

 

TRAINING COURSES     03/2013 – 06/2013

 SYNOPSYS ARMENIA EDUCATION DEPARTMENT (SAED) –YEREVAN (ARMENIA)

THE TOPIC: CHIP DESIGN FLOW

 

09/2012 – 11/2012

MICROSOFT INNOVATION CENTRE (MIC) – YERVAN (ARMENIA)

THE TOPIC: C# AND NET FRAMEWORK

10/2011 -12/2011

MICROSOFT INNOVATION CENTRE (MIC) – YERVAN (ARMENIA)

THE TOPIC: C++

STUDY AND            09/2003 – 06/2006

EDUCATION            YEREVAN STATE UNIVERSITY (YSU) – YEREVAN (ARMENIA)

PhD in Physics

Research are: Low-Dimensional Semiconductor Physics (Condensed Matter Physics)

Theme: The electro-physical and sensorial properties of nanosized amorphous molybdenum and tungsten dioxides Mo02 and W02.

 

09/2001 – 60/2003

YEREVAN STATE UNIVERSITY (YSU)  (GPA: 5/5) – YEREVAN (ARMENIA)

MSc Physics

Specialisation: Theoretical Physics

Department of Physics

SCHOOL                    09/0115 – 061997

GYMNASIUM – YEREVAN (ARMENIA)

High-School

09/1987- 06/1995

SCHULE #186 – YEREVAN (ARMENIA)

School

LANGUAGES            Englisch (fluent knowledge)

Armenisch (Mother tongue level)

Russisch (fluent knowledge)